"Transistor and pin reordering for leakage reduction in CMOS circuits."

Jae Woong Chun, C. Y. Roger Chen (2016)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2016.04.005

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/ChunC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/ChunC16
Jae Woong Chun, C. Y. Roger Chen:
Transistor and pin reordering for leakage reduction in CMOS circuits. Microelectron. J. 53: 25-34 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.