"Offset compensating bit-line sensing scheme for high density DRAM's."

Yohji Watanabe, Nobuo Nakamura, Shigeyoshi Watanabe (1994)

> Home

Details and statistics

DOI: 10.1109/4.272089

access: closed

type: Journal Article

metadata version: 2023-05-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/WatanabeNW94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WatanabeNW94
Yohji Watanabe, Nobuo Nakamura, Shigeyoshi Watanabe:
Offset compensating bit-line sensing scheme for high density DRAM's. IEEE J. Solid State Circuits 29(1): 9-13 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.