"A precise on-chip voltage generator for a gigascale DRAM with a negative ..."

Hitoshi Tanaka et al. (1999)

> Home

Details and statistics

DOI: 10.1109/4.777106

access: closed

type: Journal Article

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/TanakaASKSHTK99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TanakaASKSHTK99
Hitoshi Tanaka, Masakazu Aoki, Takeshi Sakata, Shin'ichiro Kimura, Narumi Sakashita, Hideto Hidaka, Tadashi Tachibana, Katsutaka Kimura:
A precise on-chip voltage generator for a gigascale DRAM with a negative word-line scheme. IEEE J. Solid State Circuits 34(8): 1084-1090 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.