"A sub-40-ns chain FRAM architecture with 7-ns cell-plate-line drive."

Daisaburo Takashima et al. (1999)

Details and statistics

DOI: 10.1109/4.799863

access: closed

type: Journal Article

metadata version: 2022-07-05

a service of  Schloss Dagstuhl - Leibniz Center for Informatics