"A 32-Mb chain FeRAM with segment/stitch array architecture."

Shinichiro Shiratake et al. (2003)

Details and statistics

DOI: 10.1109/JSSC.2003.818161

access: closed

type: Journal Article

metadata version: 2022-04-20

a service of  Schloss Dagstuhl - Leibniz Center for Informatics