"A 22-nm 32-Mb Embedded STT-MRAM Macro Achieving 5.9-ns Random Read Access ..."

Takahiro Shimoi et al. (2024)

> Home

Details and statistics

DOI: 10.1109/JSSC.2023.3314822

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ShimoiMSOTKITMIK24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ShimoiMSOTKITMIK24
Takahiro Shimoi, Ken Matsubara, Tomoya Saito, Tomoya Ogawa, Yasuhiko Taito, Yoshinobu Kaneda, Masayuki Izuna, Koichi Takeda, Hidenori Mitani, Takashi Ito, Takashi Kono:
A 22-nm 32-Mb Embedded STT-MRAM Macro Achieving 5.9-ns Random Read Access and 7.4-MB/s Write Throughput at up to 150 °C. IEEE J. Solid State Circuits 59(4): 1283-1292 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.