"A 1-V, 10-MHz, 3.5-mW, 1-Mb MTCMOS SRAM: with charge-recycling ..."

Nobutaro Shibata, Hiroki Morimura, Mayumi Watanabe (1999)

> Home

Details and statistics

DOI: 10.1109/4.766821

access: closed

type: Journal Article

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ShibataMW99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ShibataMW99
Nobutaro Shibata, Hiroki Morimura, Mayumi Watanabe:
A 1-V, 10-MHz, 3.5-mW, 1-Mb MTCMOS SRAM: with charge-recycling input/output buffers. IEEE J. Solid State Circuits 34(6): 866-877 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.