"3.3-V BiCMOS circuit techniques for a 120-MHz RISC microprocessor."

Fumio Murabayashi et al. (1994)

> Home

Details and statistics

DOI: 10.1109/4.278351

access: closed

type: Journal Article

metadata version: 2023-05-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/MurabayashiHTYYNKB94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/MurabayashiHTYYNKB94
Fumio Murabayashi, Takashi Hotta, Shigeya Tanaka, Tatsumi Yamauchi, Hiromichi Yamada, Tetsuo Nakano, Yutaka Kobayashi, Tadaaki Bandoh:
3.3-V BiCMOS circuit techniques for a 120-MHz RISC microprocessor. IEEE J. Solid State Circuits 29(3): 298-302 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.