"An 18-μA standby current 1.8-V, 200-MHz microprocessor with ..."

Hiroyuki Mizuno et al. (1999)

> Home

Details and statistics

DOI: 10.1109/4.799853

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/MizunoISHNSIU99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/MizunoISHNSIU99
Hiroyuki Mizuno, Koichiro Ishibashi, Takanori Shimura, Toshihiro Hattori, Susumu Narita, Kenji Shiozawa, Shuji Ikeda, Kunio Uchiyama:
An 18-μA standby current 1.8-V, 200-MHz microprocessor with self-substrate-biased data-retention mode. IEEE J. Solid State Circuits 34(11): 1492-1500 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.