"A Sub-μW Energy Harvester Architecture With Reduced Top/Bottom Plate ..."

Mohamed Megahed, Tejasvi Anand (2023)

> Home

Details and statistics

DOI: 10.1109/JSSC.2023.3241878

access: closed

type: Journal Article

metadata version: 2023-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/MegahedA23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/MegahedA23
Mohamed Megahed, Tejasvi Anand:
A Sub-μW Energy Harvester Architecture With Reduced Top/Bottom Plate Switching Loss Achieving 80.66% Peak Efficiency in 180-nm CMOS. IEEE J. Solid State Circuits 58(5): 1386-1399 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.