"A 1.8-GHz instruction window buffer for an out-of-order microprocessor core."

Jens Leenstra et al. (2001)

> Home

Details and statistics

DOI: 10.1109/4.962282

access: closed

type: Journal Article

metadata version: 2022-04-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LeenstraPMSSW01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LeenstraPMSSW01
Jens Leenstra, Jürgen Pille, Antje Müller, Wolfram M. Sauer, Rolf Sautter, Dieter F. Wendel:
A 1.8-GHz instruction window buffer for an out-of-order microprocessor core. IEEE J. Solid State Circuits 36(11): 1628-1635 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.