Stop the war!
Остановите войну!
for scientists:
default search action
"A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability."
Patrik Larsson (1999)
- Patrik Larsson:
A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability. IEEE J. Solid State Circuits 34(12): 1951-1960 (1999)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.