"A 1 MB Cache Subsystem Prototype With 1.8 ns Embedded DRAMs in 45 nm SOI CMOS."

Peter J. Klim et al. (2009)

Details and statistics

DOI: 10.1109/JSSC.2009.2014207

access: closed

type: Journal Article

metadata version: 2022-02-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics