"A 557-mW, 2.5-Gbit/s SONET/SDH regenerator-section terminating LSI chip ..."

Kenji Kawai et al. (1999)

> Home

Details and statistics

DOI: 10.1109/4.736651

access: closed

type: Journal Article

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KawaiKTOOI99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KawaiKTOOI99
Kenji Kawai, Keiichi Koike, Yuichiro Takei, Akira Onozawa, Hitoshi Obara, Haruhiko Ichino:
A 557-mW, 2.5-Gbit/s SONET/SDH regenerator-section terminating LSI chip using low-power bipolar-LSI design. IEEE J. Solid State Circuits 34(1): 12-17 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.