"A 40 Gb/s Multi-Data-Rate CMOS Transmitter and Receiver Chipset With SFI-5 ..."

Shunichi Kaeriyama et al. (2009)

> Home

Details and statistics

DOI: 10.1109/JSSC.2009.2031026

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KaeriyamaANYYHO09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KaeriyamaANYYHO09
Shunichi Kaeriyama, Yasushi Amamiya, Hidemi Noguchi, Zin Yamazaki, Tomoyuki Yamase, Ken'ichi Hosoya, Minoru Okamoto, Shiro Tomari, Hiroshi Yamaguchi, Hiroaki Shoda, Hironobu Ikeda, Shinji Tanaka, Tsugio Takahashi, Risato Ohhira, Arihide Noda, Ken'ichiro Hijioka, Akira Tanabe, Sadao Fujita, Nobuhiro Kawahara:
A 40 Gb/s Multi-Data-Rate CMOS Transmitter and Receiver Chipset With SFI-5 Interface for Optical Transmission Systems. IEEE J. Solid State Circuits 44(12): 3568-3579 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.