![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
"A 320 MHz, 1.5 mW@1.35 V CMOS PLL for microprocessor clock generation."
Vincent von Kaenel et al. (1996)
- Vincent von Kaenel, Daniel Aebischer, Christian Piguet, Evert Dijkstra:
A 320 MHz, 1.5 mW@1.35 V CMOS PLL for microprocessor clock generation. IEEE J. Solid State Circuits 31(11): 1715-1722 (1996)
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.