default search action
"An all-digital phase-locked loop for high-speed clock generation."
Ching-Che Chung, Chen-Yi Lee (2003)
- Ching-Che Chung, Chen-Yi Lee:
An all-digital phase-locked loop for high-speed clock generation. IEEE J. Solid State Circuits 38(2): 347-351 (2003)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.