"An integrated fault tolerance technique for combinational circuits based ..."

Ahmad T. Sheikh, Aiman H. El-Maleh (2017)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2017.01.005

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/SheikhE17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/SheikhE17
Ahmad T. Sheikh, Aiman H. El-Maleh:
An integrated fault tolerance technique for combinational circuits based on implications and transistor sizing. Integr. 58: 35-46 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.