"FPGA Based High Performance Double-Precision Matrix Multiplication."

Vinay B. Y. Kumar et al. (2010)

> Home

Details and statistics

DOI: 10.1007/S10766-010-0131-8

access: closed

type: Journal Article

metadata version: 2024-10-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijpp/KumarJPN10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijpp/KumarJPN10
Vinay B. Y. Kumar, Siddharth Joshi, Sachin B. Patkar, H. Narayanan:
FPGA Based High Performance Double-Precision Matrix Multiplication. Int. J. Parallel Program. 38(3-4): 322-338 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.