"A scalable high-speed hybrid 1-bit full adder design using XOR-XNOR module."

Mehedi Hasan et al. (2021)

> Home

Details and statistics

DOI: 10.1002/CTA.3109

access: closed

type: Journal Article

metadata version: 2021-12-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/HasanIHZ21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/HasanIHZ21
Mehedi Hasan, Sharnali Islam, Mainul Hossain, Hasan U. Zaman:
A scalable high-speed hybrid 1-bit full adder design using XOR-XNOR module. Int. J. Circuit Theory Appl. 49(11): 3597-3606 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.