Stop the war!
Остановите войну!
for scientists:
default search action
"Power-delay optimization of D-latch/MUX source coupled logic gates."
Massimo Alioto, Gaetano Palumbo (2005)
- Massimo Alioto, Gaetano Palumbo:
Power-delay optimization of D-latch/MUX source coupled logic gates. Int. J. Circuit Theory Appl. 33(1): 65-86 (2005)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.