"High-performance noise-tolerant circuit techniques for CMOS dynamic logic."

Fabio Frustaci et al. (2008)

> Home

Details and statistics

DOI: 10.1049/IET-CDS:20080070

access: closed

type: Journal Article

metadata version: 2020-09-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cds/FrustaciCPC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/FrustaciCPC08
Fabio Frustaci, Pasquale Corsonello, Stefania Perri, Giuseppe Cocorullo:
High-performance noise-tolerant circuit techniques for CMOS dynamic logic. IET Circuits Devices Syst. 2(6): 537-548 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.