"A Low-Latency DMR Architecture with Fast Checkpoint Recovery Scheme."

Go Matsukawa et al. (2015)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E98.C.333

access: closed

type: Journal Article

metadata version: 2024-03-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/MatsukawaNSOKSY15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/MatsukawaNSOKSY15
Go Matsukawa, Yohei Nakata, Yasuo Sugure, Shigeru Oho, Yuta Kimi, Masafumi Shimozawa, Shuhei Yoshida, Hiroshi Kawaguchi, Masahiko Yoshimoto:
A Low-Latency DMR Architecture with Fast Checkpoint Recovery Scheme. IEICE Trans. Electron. 98-C(4): 333-339 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.