"Optimization on Layout Strategy of Gate-Grounded NMOS for On-Chip ESD ..."

Guangyi Lu, Yuan Wang, Xing Zhang (2016)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E99.C.590

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/LuWZ16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/LuWZ16
Guangyi Lu, Yuan Wang, Xing Zhang:
Optimization on Layout Strategy of Gate-Grounded NMOS for On-Chip ESD Protection in a 65-nm CMOS Process. IEICE Trans. Electron. 99-C(5): 590-596 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.