"Test planning and test access mechanism design for stacked chips using ILP."

Breeta SenGupta, Erik Larsson (2014)

> Home

Details and statistics

DOI: 10.1109/VTS.2014.6818764

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vts/SenGuptaL14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vts/SenGuptaL14
Breeta SenGupta, Erik Larsson:
Test planning and test access mechanism design for stacked chips using ILP. VTS 2014: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.