"A 100kHz-Bandwidth 98.3dB-SNDR Noise-Shaping SAR ADC with Improved ..."

Kazunori Hasebe et al. (2022)

> Home

Details and statistics

DOI: 10.1109/VLSITECHNOLOGYANDCIR46769.2022.9830166

access: closed

type: Conference or Workshop Paper

metadata version: 2022-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsit/HasebeEMIYTNWMK22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/HasebeEMIYTNWMK22
Kazunori Hasebe, Shinichirou Etou, Daisuke Miyazaki, Taiki Iguchi, Yuki Yagishita, Mika Takasaki, Takeru Nogamida, Hiroyuki Watanabe, Tomohiro Matsumoto, Yasushi Katayama:
A 100kHz-Bandwidth 98.3dB-SNDR Noise-Shaping SAR ADC with Improved Mismatch Error Shaping and Speed-Up Techniques. VLSI Technology and Circuits 2022: 56-57

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.