"Logic Process Compatible 40NM 16MB, Embedded Perpendicular-MRAM with ..."

Yi-Chun Shih et al. (2018)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2018.8502260

access: closed

type: Conference or Workshop Paper

metadata version: 2021-04-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/ShihLCLLCLYYCCC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/ShihLCLLCLYYCCC18
Yi-Chun Shih, Chia-Fu Lee, Yen-An Chang, Po-Hao Lee, Hon-Jarn Lin, Yu-Lin Chen, Ku-Feng Lin, Ta-Ching Yeh, Hung-Chang Yu, Harry Chuang, Yu-Der Chih, Tsung-Yung Jonathan Chang:
Logic Process Compatible 40NM 16MB, Embedded Perpendicular-MRAM with Hybrid-Resistance Reference, Sub-μA Sensing Resolution, and 17.5NS Read Access Time. VLSI Circuits 2018: 79-80

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.