"MN-Core - A Highly Efficient and Scalable Approach to Deep Learning."

Ken Namura et al. (2021)

> Home

Details and statistics

DOI: 10.23919/VLSICIRCUITS52068.2021.9492395

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/NamuraKAIKKWTKM21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/NamuraKAIKKWTKM21
Ken Namura, Johannes Maximilian Kühn, Tohru Adachi, H. Imachi, H. Kaneko, T. Kato, Go Watanabe, Naoto Tanaka, S. Kashihara, Hiroshi Miyashita, Y. Tomonaga, Ryosuke Okuta, Takuya Akiba, Brian Vogel, S. Kitajo, F. Osawa, K. Takahashi, Y. Takatsukasa, K. Mizumaru, T. Yamauchi, J. Ono, A. Takahashi, Tanvir Ahmed, Y. Doi, K. Hiraki, J. Makino:
MN-Core - A Highly Efficient and Scalable Approach to Deep Learning. VLSI Circuits 2021: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.