"An analytical placer for heterogeneous FPGAs via rough-placed packing."

Wan-Ning Wu et al. (2017)

Details and statistics

DOI: 10.1109/VLSI-DAT.2017.7939659

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-20

a service of  Schloss Dagstuhl - Leibniz Center for Informatics