"An all-digital delay-locked loop for high-speed memory interface applications."

Shih-Lun Chen et al. (2014)

Details and statistics

DOI: 10.1109/VLSI-DAT.2014.6834900

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics