"Design of High Throughput FPGA-Based Testbed for Accelerating Error ..."

Burak Unal et al. (2019)

Details and statistics

DOI: 10.1109/RECONFIG48160.2019.8994785

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

a service of  Schloss Dagstuhl - Leibniz Center for Informatics