Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Reducing test time with FPGA accelerators using OpenCL."

Timothy M. Platt, Chen Liu (2018)

> Home

Details and statistics

DOI: 10.1109/NATW.2018.8388864

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/natw/PlattL18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/natw/PlattL18
Timothy M. Platt, Chen Liu:
Reducing test time with FPGA accelerators using OpenCL. NATW 2018: 1-9

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.