"A Novel Triple-Node-Upset-Tolerant CMOS Latch Design using ..."

Zhiyuan Song et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ITC-ASIA.2019.00037

access: closed

type: Conference or Workshop Paper

metadata version: 2019-11-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/itc-asia/SongYCCLWLHL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc-asia/SongYCCLWLHL19
Zhiyuan Song, Aibin Yan, Jie Cui, Zhili Chen, Xuejun Li, Xiaoqing Wen, Chaoping Lai, Zhengfeng Huang, Huaguo Liang:
A Novel Triple-Node-Upset-Tolerant CMOS Latch Design using Single-Node-Upset-Resilient Cells. ITC-Asia 2019: 139-144

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.