"Ignore Clocking Constraints: An Alternative Physical Design Methodology ..."

Robert Wille et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2019.00121

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isvlsi/WilleWTGD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/WilleWTGD19
Robert Wille, Marcel Walter, Frank Sill Torres, Daniel Große, Rolf Drechsler:
Ignore Clocking Constraints: An Alternative Physical Design Methodology for Field-Coupled Nanotechnologies. ISVLSI 2019: 651-656

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.