"A 56.4-to-63.4GHz spurious-free all-digital fractional-N PLL in 65nm CMOS."

Wanghua Wu et al. (2013)

Details and statistics

DOI: 10.1109/ISSCC.2013.6487766

access: closed

type: Conference or Workshop Paper

metadata version: 2019-06-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics