"23.9 An 8-channel 4.5Gb 180GB/s 18ns-row-latency RAM for the last level cache."

Tah-Kang Joseph Ting et al. (2017)

Details and statistics

DOI: 10.1109/ISSCC.2017.7870432

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

a service of  Schloss Dagstuhl - Leibniz Center for Informatics