"A 2ns-read-latency 4Mb embedded floating-body memory macro in 45nm SOI ..."

Anant Singh et al. (2009)

Details and statistics

DOI: 10.1109/ISSCC.2009.4977507

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-20

a service of  Schloss Dagstuhl - Leibniz Center for Informatics