"A chip-stacked memory for on-chip SRAM-rich SoCs and processors."

Hideaki Saito et al. (2009)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2009.4977307

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/SaitoNOYOISYM09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/SaitoNOYOISYM09
Hideaki Saito, Masayuki Nakajima, Takumi Okamoto, Yusuke Yamada, Akira Ohuchi, Noriyuki Iguchi, Toshitsugu Sakamoto, Koichi Yamaguchi, Masayuki Mizuno:
A chip-stacked memory for on-chip SRAM-rich SoCs and processors. ISSCC 2009: 60-61

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.