"Computationally Enabled Total Energy Minimization Under Performance ..."

Fahim ur Rahman et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2019.8662486

access: closed

type: Conference or Workshop Paper

metadata version: 2019-11-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/RahmanPBSS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/RahmanPBSS19
Fahim ur Rahman, Rajesh Pamula, Akshat Boora, Xun Sun, Visvesh Sathe:
Computationally Enabled Total Energy Minimization Under Performance Requirements for a Voltage-Regulated 0.38-to-0.58V Microprocessor in 65nm CMOS. ISSCC 2019: 312-314

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.