"A sub-2W 39.8-to-44.6Gb/s transmitter and receiver chipset with SFI-5.2 ..."

Bharath Raghavan et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2013.6487624

access: closed

type: Conference or Workshop Paper

metadata version: 2021-01-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/RaghavanCSMPVHMC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/RaghavanCSMPVHMC13
Bharath Raghavan, Delong Cui, Ullas Singh, Hassan Maarefi, Dave Pi, Anand Vasani, Zhi Chao Huang, Afshin Momtaz, Jun Cao:
A sub-2W 39.8-to-44.6Gb/s transmitter and receiver chipset with SFI-5.2 interface in 40nm CMOS. ISSCC 2013: 32-33

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.