"24.3 A high-linearity CMOS receiver achieving +44dBm IIP3 and +13dBm B1dB ..."

Yuanching Lien et al. (2017)

Details and statistics

DOI: 10.1109/ISSCC.2017.7870436

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-16

a service of  Schloss Dagstuhl - Leibniz Center for Informatics