"A 45nm SOI-CMOS dual-PLL processor clock system for multi-protocol I/O."

Dennis Michael Fischette et al. (2010)

Details and statistics

DOI: 10.1109/ISSCC.2010.5433942

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics