default search action
"An architecture design of SAD based template matching for fast queue ..."
Trio Adiono et al. (2016)
- Trio Adiono, Mahendra Drajat Adhinata, Novi Prihatiningrum, Ricky Disastra, Rachmad Vidya Wicaksana Putra, Amy Hamidah Salman:
An architecture design of SAD based template matching for fast queue counter in FPGA. ISPACS 2016: 1-4
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.