"Polynomial Formal Verification of Multi-Valued Logic Circuits within ..."

Mohamed A. Nadeem, Rolf Drechsler (2024)

> Home

Details and statistics

DOI: 10.1109/ISMVL60454.2024.00037

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ismvl/NadeemD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/NadeemD24
Mohamed A. Nadeem, Rolf Drechsler:
Polynomial Formal Verification of Multi-Valued Logic Circuits within Constant Cutwidth Architectures. ISMVL 2024: 149-154

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.