"Throughput Maximization for Wave-pipelined Interconnects using Cascaded ..."

Li Wang et al. (2009)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2009.5118000

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/WangMSC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/WangMSC09
Li Wang, Terrence S. T. Mak, N. Pete Sedcole, Peter Y. K. Cheung:
Throughput Maximization for Wave-pipelined Interconnects using Cascaded Buffers and Transistor Sizing. ISCAS 2009: 1293-1296

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.