"67.5-fJ Per Access 1-kb SRAM Using 40-nm Logic CMOS Process."

Chua-Chin Wang, Chien-Ping Kuo (2021)

Details and statistics

DOI: 10.1109/ISCAS51556.2021.9401099

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics