Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Contention-Free High-Speed Clock-Gate based on Set/Reset Latch for Wide ..."

Min-Su Kim et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2018.8351444

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/KimKKKKKLLPSS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/KimKKKKKLLPSS18
Min-Su Kim, Ah-Reum Kim, Yong-geol Kim, Chunghee Kim, Dong-Yeop Kim, Jong-Woo Kim, Daeseong Lee, Hyun Lee, Jungyul Pyo, Youngmin Shin, Jae Cheol Son:
Contention-Free High-Speed Clock-Gate based on Set/Reset Latch for Wide Voltage Scaling. ISCAS 2018: 1-5

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.