"A 1.85fW/bit ultra low leakage 10T SRAM with speed compensation scheme."

Daeyeon Kim et al. (2011)

Details and statistics

DOI: 10.1109/ISCAS.2011.5937503

access: closed

type: Conference or Workshop Paper

metadata version: 2018-07-31

a service of  Schloss Dagstuhl - Leibniz Center for Informatics