"Design of TETRA 2 turbo decoder with minimum memory hardware interleaver."

Ji-Hoon Kim (2012)

Details and statistics

DOI: 10.1109/ISCAS.2012.6271610

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics