"A 9.6Gb/s 5+1-lane source synchronous transmitter in 65nm CMOS technology."

Ke Huang et al. (2012)

Details and statistics

DOI: 10.1109/ISCAS.2012.6271984

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-28

a service of  Schloss Dagstuhl - Leibniz Center for Informatics